

XS1-L01A-TQ128 Datasheet

Table of Contents

1	Features	2
2	Pin Configuration	3
3	Signal Description	4
4	Block Diagram	6
5	Product Overview	7
6	DC and Switching Characteristics	14
7	Package Information	18
8	Ordering Information	19
9	Development Tools	19
10	Addendum: XMOS USB Interface	19
11	Device Errata	20
12	Associated Design Documentation	21
13	Related Documentation	21
14	Revision History	22

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit <http://www.xmos.com/>.


XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 Features

- ▶ **Single-Tile Multicore Microcontroller with Advanced Multi-Core RISC Architecture**
 - Up to 500 MIPS shared between up to 8 real-time logical cores
 - Each logical core has:
 - Guaranteed throughput of between $\frac{1}{4}$ and $\frac{1}{8}$ of tile MIPS
 - 16x32bit dedicated registers
 - 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32→64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions
- ▶ **Programmable I/O**
 - 64 general-purpose I/O pins, configurable as input or output
 - Port sampling rates of up to 60 MHz with respect to an external clock
 - 32 channel ends for communication with other cores, on or off-chip
- ▶ **Memory**
 - 64KB internal single-cycle SRAM for code and data storage
 - 8KB internal OTP for application boot code
- ▶ **JTAG Module for On-Chip Debug**
- ▶ **Security Features**
 - Programming lock disables debug and prevents read-back of memory contents
 - AES bootloader ensures secrecy of IP held on external flash memory
- ▶ **Ambient Temperature Range**
 - Commercial qualification: 0°C to 70°C
 - Industrial qualification: -40°C to 85°C
- ▶ **Speed Grade**
 - 5: 500 MIPS
 - 4: 400 MIPS
- ▶ **Power Consumption**
 - Active Mode
 - 200 mA at 500 MHz (typical)
 - 160 mA at 400 MHz (typical)
 - Standby Mode
 - 14 mA
 - Sleep Mode
 - Programmable PCU module puts device into sleep mode
 - Wakeup on external signal or timeout
- ▶ **128-pin TQFP package 0.4 mm pitch**

2 Pin Configuration




3 Signal Description

Module	Signal	Function	Type	Active	Properties
PU=Pull Up, PD=Pull Down, ST=Schmitt Trigger Input, OT=Output Tristate, S=Switchable R _S =Required for SPI boot (§5.6), R _U =Required for USB-enabled devices (§10)					
Power	GND	Digital ground	GND	—	
	VDD	Digital tile power	PWR	—	
	VDDIO	Digital I/O power	PWR	—	
	PLL_AGND	Analog ground for PLL	GND	—	
	PLL_AVDD	Analog PLL power	PWR	—	
	PCU_VDD	PCU tile power	PWR	—	
	PCU_VDDIO	PCU I/O supply	PWR	—	
	OTP_VCC	OTP power supply	PWR	—	
OTP_VPP	OTP programming voltage	PWR	—		
RST_N	Global reset input	Input	Low	PU, ST	
PLL	CLK	PLL reference clock	Input	—	PD, ST
	MODE[3:0]	Boot mode select	Input	—	PU, ST
JTAG	TDI	Test data input	Input	—	PU, ST
	TDO	Test data output	Output	—	PD, OT
	TMS	Test mode select	Input	—	PU, ST
	TRST_N	Test reset input	Input	Low	PU, ST
	TCK	Test clock	Input	—	PU, ST
DEBUG_N	Multi-chip debug	I/O	Low	PU	
PCU	PCU_WAKE	Wakeup reset	Input	—	PD, ST
	PCU_GATE	Power control gate control	Output	—	OT
	PCU_CLK	Clock input	Input	—	PD, ST
I/O	X0D00	P1A ⁰	I/O	—	PD _S , R _S
	X0D01	XLA ^{4₀} _{5_b} P1B ⁰	I/O	—	PD _S , R _S
	X0D02	XLA ^{3₀} _{5_b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/O	—	PD _S , R _U
	X0D03	XLA ^{2₀} _{5_b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/O	—	PD _S , R _U
	X0D04	XLA ^{1₀} _{2_b/5_b} P4B ⁰ P8A ² P16A ² P32A ²²	I/O	—	PD _S , R _U
	X0D05	XLA ^{0₀} _{2_b/5_b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	—	PD _S , R _U
	X0D06	XLA ^{0₁} _{2_b/5_b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	—	PD _S , R _U
	X0D07	XLA ^{1₁} _{2_b/5_b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	—	PD _S , R _U
	X0D08	XLA ^{2₁} _{5_b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	—	PD _S , R _U
	X0D09	XLA ^{3₁} _{5_b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	—	PD _S , R _U
	X0D10	XLA ^{4₁} _{5_b} P1C ⁰	I/O	—	PD _S , R _S
	X0D11	P1D ⁰	I/O	—	PD _S , R _S
	X0D12	P1E ⁰	I/O	—	PD _S , R _U
	X0D13	XLB ^{4₀} _{5_b} P1F ⁰	I/O	—	PD _S , R _U
	X0D14	XLB ^{3₀} _{5_b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	—	PD _S , R _U
	X0D15	XLB ^{2₀} _{5_b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	—	PD _S , R _U
	X0D16	XLB ^{1₀} _{2_b/5_b} P4D ⁰ P8B ² P16A ¹⁰	I/O	—	PD _S , R _U
	X0D17	XLB ^{0₀} _{2_b/5_b} P4D ¹ P8B ³ P16A ¹¹	I/O	—	PD _S , R _U
	X0D18	XLB ^{0₁} _{2_b/5_b} P4D ² P8B ⁴ P16A ¹²	I/O	—	PD _S , R _U
	X0D19	XLB ^{1₁} _{2_b/5_b} P4D ³ P8B ⁵ P16A ¹³	I/O	—	PD _S , R _U
	X0D20	XLB ^{2₁} _{5_b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	—	PD _S , R _U
	X0D21	XLB ^{3₁} _{5_b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	—	PD _S , R _U
	X0D22	XLB ^{4₁} _{5_b} P1G ⁰	I/O	—	PD _S , R _U
X0D23	P1H ⁰	I/O	—	PD _S , R _U	

(continued)

Module	Name	Function	Type	Active	Properties	
I/O	X0D24	P1I ⁰	I/O	—	PD _S	
	X0D25	P1J ⁰	I/O	—	PD _S	
	X0D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	—	PD _S , R _U	
	X0D27	P4E ¹ P8C ¹ P16B ¹	I/O	—	PD _S , R _U	
	X0D28	P4F ⁰ P8C ² P16B ²	I/O	—	PD _S , R _U	
	X0D29	P4F ¹ P8C ³ P16B ³	I/O	—	PD _S , R _U	
	X0D30	P4F ² P8C ⁴ P16B ⁴	I/O	—	PD _S , R _U	
	X0D31	P4F ³ P8C ⁵ P16B ⁵	I/O	—	PD _S , R _U	
	X0D32	P4E ² P8C ⁶ P16B ⁶	I/O	—	PD _S , R _U	
	X0D33	P4E ³ P8C ⁷ P16B ⁷	I/O	—	PD _S , R _U	
	X0D34	P1K ⁰	I/O	—	PD _S	
	X0D35	P1L ⁰	I/O	—	PD _S	
	X0D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	—	PD _S	
	X0D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	—	PD _S , R _U	
	X0D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	—	PD _S , R _U	
	X0D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	—	PD _S , R _U	
	X0D40	P8D ⁴ P16B ¹²	I/O	—	PD _S , R _U	
	X0D41	P8D ⁵ P16B ¹³	I/O	—	PD _S , R _U	
	X0D42	P8D ⁶ P16B ¹⁴	I/O	—	PD _S , R _U	
	X0D43	P8D ⁷ P16B ¹⁵	I/O	—	PU _S , R _U	
	X0D49	XLC ^{4o} _{5b}	P32A ⁰	I/O	—	PD _S
	X0D50	XLC ^{3o} _{5b}	P32A ¹	I/O	—	PD _S
	X0D51	XLC ^{2o} _{5b}	P32A ²	I/O	—	PD _S
	X0D52	XLC ^{1o} _{2b/5b}	P32A ³	I/O	—	PD _S
	X0D53	XLC ^{0o} _{2b/5b}	P32A ⁴	I/O	—	PD _S
	X0D54	XLC ^{0o} _{2b/5b}	P32A ⁵	I/O	—	PD _S
	X0D55	XLC ^{1o} _{2b/5b}	P32A ⁶	I/O	—	PD _S
	X0D56	XLC ^{2o} _{5b}	P32A ⁷	I/O	—	PD _S
	X0D57	XLC ^{3o} _{5b}	P32A ⁸	I/O	—	PD _S
	X0D58	XLC ^{4o} _{5b}	P32A ⁹	I/O	—	PD _S
	X0D61	XLD ^{4o} _{5b}	P32A ¹⁰	I/O	—	PD _S
	X0D62	XLD ^{3o} _{5b}	P32A ¹¹	I/O	—	PD _S
	X0D63	XLD ^{2o} _{5b}	P32A ¹²	I/O	—	PD _S
	X0D64	XLD ^{1o} _{2b/5b}	P32A ¹³	I/O	—	PD _S
	X0D65	XLD ^{0o} _{2b/5b}	P32A ¹⁴	I/O	—	PD _S
	X0D66	XLD ^{0o} _{2b/5b}	P32A ¹⁵	I/O	—	PD _S
	X0D67	XLD ^{1o} _{2b/5b}	P32A ¹⁶	I/O	—	PD _S
	X0D68	XLD ^{2o} _{5b}	P32A ¹⁷	I/O	—	PD _S
	X0D69	XLD ^{3o} _{5b}	P32A ¹⁸	I/O	—	PD _S
	X0D70	XLD ^{4o} _{5b}	P32A ¹⁹	I/O	—	PD _S
	Reserved	RSVD_NC	Reserved (do not connect)		—	

4 Block Diagram



5 Product Overview

The XMOS XS1-L01A-TQ128 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of a single xCORE Tile, which comprises a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processor runs multiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. Multiple devices can be deployed and connected using an integrated switching network, enabling more resources to be added to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

5.1 Logical cores, Synchronizers and Locks

The xCORE Tile has up to eight active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least $1/n$ cycles (for n cores). Figure 1 shows the guaranteed core performance depending on the number of cores used.

Figure 1:
Core performance

Speed Grade	Minimum MIPS per core (for n cores)							
	1	2	3	4	5	6	7	8
400 MHz	100	100	100	100	80	67	57	50
500 MHz	125	125	125	125	100	83	71	63

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.

5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over xConnect Links and routed through switches. The links operate in either 2bit/direction or 5bit/direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link. A total of four 5bit links are available between both cores.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, [X2999](#).

5.3 Ports and Clock Blocks

Ports provide an interface between the logical cores and I/O pins. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The operation of each port is synchronized to a clock block. A clock block can be connected to an external clock input, or it can be run from the divided reference clock. A clock block can also output its signal to a pin. On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

The ports and links are multiplexed, allowing the pins to be configured for use by ports of different widths or links. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Timers

Timers are 32-bit counters that are relative to the xCORE Tile reference clock. A timer is defined to tick every 10 ns. This value is derived from the reference clock, which is configured to tick at 100 MHz by default.

5.5 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 2:

Figure 2 also lists the values of OD , F and R , which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

Figure 2:
PLL multiplier values and MODE pins

Oscillator Frequency	MODE		Tile Frequency	PLL Ratio	PLL settings		
	1	0			OD	F	R
5-13 MHz	0	0	130-399.75 MHz	30.75	1	122	0
13-20 MHz	1	1	260-400.00 MHz	20	2	119	0
20-48 MHz	1	0	167-400.00 MHz	8.33	2	49	0
48-100 MHz	0	1	196-400.00 MHz	4	2	23	0

OD, F and R must be chosen so that $0 \leq R \leq 63$, $0 \leq F \leq 4095$, $0 \leq OD \leq 7$, and $260MHz \leq F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \leq 1.3GHz$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register.


The MODE pins must be held at a static value until the third rising edge of the system clock following the deassertion of the system reset.

For 500 MHz parts, once booted, the PLL must be reprogrammed to provide this tile frequency. The XMOS tools perform this operation by default.

Further details on configuring the clock can be found in the XS1-L Clock Frequency Control document, [X1433](#).

5.6 Boot ROM

The xCORE Tile boot procedure is illustrated in Figure 3. In normal usage, MODE[3:2] controls the boot source according to the table in Figure 4. If bit 5 of the security register (see §5.7.1) is set, the device boots from OTP.



MODE[3]	MODE[2]	Boot Source		
0	0	None: Device waits to be booted via JTAG		
0	1	Reserved		
1	0	xConnect Link B		
1	1	SPI		
		Pin ^A	Signal	Description
		X0D00	MISO	Master In Slave Out (Data)
		X0D01	SS	Slave Select
		X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)		

Figure 4:
Boot source
pins

^A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

5.7 OTP

The xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

5.7.1 Security Register

The security register enables the following security features:

- ▶ **Secure Boot:** The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- ▶ **Disable JTAG:** The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- ▶ **Disable Link access:** Other tiles are forbidden access to the processor state via the system switch.
Disabling both JTAG and Link access transforms an xCORE Tile into a “secure island” with other tiles free for non-secure user application code.
- ▶ **Disable Global Debug access:** Disables access to the DEBUG_N pin.

- ▶ **OTP Master and Sector Lock:** Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.8 SRAM

The xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory.




Figure 5:
JTAG chain structure

The JTAG chain structure is illustrated in Figure 5. Directly after reset, two TAP controllers are present in the JTAG chain: the boundary scan TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin.

The VDDIO supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7 Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.

The OTP_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.

The following ground pins are provided:

- ▶ PLL_AGND for PLL_AVDD
- ▶ GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 μ F should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (see §5.6). RST_N and must be asserted low during and after power up for 100 ns.

6 DC and Switching Characteristics

6.1 Operating Conditions

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	V	
VDDIO	I/O supply voltage	3.00	3.30	3.60	V	
PLL_AVDD	PLL analog supply	0.95	1.00	1.05	V	
PCU_VDD	PCU tile DC supply voltage	0.95	1.00	1.05	V	
PCU_VDDIO	PCU I/O DC supply voltage	3.00	3.30	3.60	V	
OTP_VCC	OTP supply voltage	3.00	3.30	3.60	V	
OTP_VPP	OTP external programming voltage (optional program only)	6.18	6.50	6.83	V	
Cl	xCORE Tile I/O load capacitance			25	pF	
Ta	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	
Tj	Junction temperature			125	°C	
Tstg	Storage temperature	-65		150	°C	

Figure 8:
Operating conditions

6.2 DC Characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	A
V(IL)	Input low voltage	-0.30		0.70	V	A
V(OH)	Output high voltage	2.70			V	B, C
V(OL)	Output low voltage			0.60	V	B, C
R(PU)	Pull-up resistance		35K		Ω	D
R(PD)	Pull-down resistance		35K		Ω	D

Figure 9:
DC characteristics

A All pins except power supply pins.

B Ports 1A, 1D, 1E, 1H, 1I, 1J, 1K and 1L are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.

C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.

D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry.

6.3 ESD Stress Voltage

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
HBM	Human body model	-2.00		2.00	KV	
MM	Machine model	-200		200	V	

Figure 10:
ESD stress voltage

6.4 Reset Timing

Figure 11:
Reset timing

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			us	
T(INIT)	Initialization time			150	µs	A

A Shows the time taken to start booting after RST_N has gone high.

6.5 Power Consumption

Figure 12:
xCORE Tile currents

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		14		mA	A, B, C
PD	Tile power dissipation		450		µW/MIPS	A, D, E, F
IDD	Active VDD current (Speed Grade 4)		160	330	mA	A, G
	Active VDD current (Speed Grade 5)		200	330	mA	A, H
I(ADDPLL)	PLL_AVDD current			7	mA	I

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages with no switching activity.

C Includes PLL current.

D Assumes typical tile and I/O voltages with nominal switching activity.

E Assumes 1 MHz = 1 MIPS.

F PD(TYP) value is the usage power consumption under typical operating conditions.

G Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 400 MHz, average device resource usage.

H Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage.

I PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-L Power Consumption document, [X2999](#).

6.6 Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	4.22	20	100	MHz	
SR	Slew rate	0.10			V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	A
f(MAX)	Processor clock frequency (Speed Grade 4)			400	MHz	B
	Processor clock frequency (Speed Grade 5)			500	MHz	B

Figure 13:
Clock

A Percentage of CLK period.
 B Assumes typical tile and I/O voltages with nominal activity.

Further details can be found in the XS1-L Clock Frequency Control document, [X1433](#).

The OTP may be programmed using its internal charge pump or by supplying a 6.5V VPP programming voltage on the OTP_VPP pin. Unless a programming cycle is underway the OTP_VPP pins should be left undriven.

6.7 xCORE Tile I/O AC Characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(XOVALID)	Input data valid window	8			ns	
T(XOINVALID)	Output data invalid window	9			ns	
T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

Figure 14:
I/O AC characteristics

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, [X5821](#).

6.8 xConnect Link Performance

Figure 15:
Link performance

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	A, B
B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	B
B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	B

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

6.9 JTAG Timing

Figure 16:
JTAG timing



Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f(TCK_D)	TCK frequency (debug)			18	MHz	
f(TCK_B)	TCK frequency (boundary scan)			10	MHz	
T(SETUP)	TDO to TCK setup time	5			ns	A
T(HOLD)	TDO to TCK hold time	5			ns	A
T(DELAY)	TCK to output delay			15	ns	B

A Timing applies to TMS and TDI inputs.



B Timing applies to TDO output from negative edge of TCK.

All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.


7 Package Information




SYMBOL	Min.	Nom.	Max.
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b	0.13	0.18	0.23
b1	0.13	0.18	0.19
D	16.00 BSC		
D1	14.00 BSC		
e	0.40 BSC		
E	16.00 BSC		
E1	14.00 BSC		
θ	0°	3.5°	7°
θ1	0°	-	-
θ2	11°	12°	13°
θ3	11°	12°	13°
c	0.09	-	0.20
e1	0.09	-	0.18
L	0.45	0.60	0.75
L1	1.00 REF		
R1	0.08	-	-
R2	0.08	-	0.20



REF	TOLERANCES OF FORM AND POSITION
aaa	0.20
bbb	0.20
ccc	0.08
ddd	0.07



LF Ref#	Symbol	Min	Nom	Max
L-17-09011	D2	4.60	4.70	4.80
	E2	4.60	4.70	4.80



NOTE :

- ① DATUM A-B AND D TO DETERMINE AT DATUM PLANE H.
- ② TO BE DETERMINED AT SEATING DATUM PLAN C.
- ③ DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. S1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- ④ DIMENSION b DOSE NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 mm FOR 0.4mm AND 0.5 mm PITCH PACKAGE.
- ⑤ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
- ⑥ A1 IS THE DEFINED AS THE DISTANCE FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PACKAGE BODY.
- ⑦ PACKAGE LEAD COUNT IS NON-JEDEC STANDARD.

7.1 Part Marking




Figure 17:
Part marking scheme

8 Ordering Information

Product Code	Marking	Qualification	Speed Grade
XS1-L01A-TQ128-C4	MCYYWWL1	Commercial	400 MHz
XS1-L01A-TQ128-C5	MCYYWWL1 C5	Commercial	500 MHz
XS1-L01A-TQ128-I4	MCYYWWL1 I4	Industrial	400 MHz
XS1-L01A-TQ128-I5	MCYYWWL1 I5	Industrial	500 MHz
XS1-L01A-TQ128-C5-THS*	MCYYWWL1 TH5	Commercial	500 MHz

Figure 18:
Orderable part numbers

* MOQ and signed license agreement with XMOS required for access to Thesycon USB Audio Class 2.0 Production Driver (XS1-L1 Windows).

9 Development Tools

XMOS provides a comprehensive suite of development tools. Source files, timing scripts and a board design file are input to the compiler toolchain which produces a binary executable. This executable file can be simulated, loaded onto the device and debugged over JTAG, programmed into flash memory on the board or written to OTP memory on the device. The tools can also encrypt the flash image and write the decryption key securely to OTP memory.

The tools can be driven from either a graphical development environment or the command line and are supported on Windows, Linux and MacOS X. The tools are available at no cost from xmos.com/downloads. Information on using the tools is provided in a separate user guide, [X1013](#).

10 Addendum: XMOS USB Interface

XMOS provides a low-level USB interface for connecting the device to a USB transceiver using the UTMI+ Low Pin Interface (ULPI). The ULPI signals must be connected to the pins named in Figure 19. Note also that some ports on the same tile are used internally and are not available for use when the USB driver is active (they are available otherwise).

Pin	Signal
XnD02	Unavailable when USB active
XnD03	
XnD04	
XnD05	
XnD06	
XnD07	
XnD08	
XnD09	

Pin	Signal
XnD12	ULPI_STP
XnD13	ULPI_NXT
XnD14	ULPI_DATA[0]
XnD15	ULPI_DATA[1]
XnD16	ULPI_DATA[2]
XnD17	ULPI_DATA[3]
XnD18	ULPI_DATA[4]
XnD19	ULPI_DATA[5]
XnD20	ULPI_DATA[6]
XnD21	ULPI_DATA[7]
XnD22	ULPI_DIR
XnD23	ULPI_CLK

Pin	Signal
XnD26	Unavailable when USB active
XnD27	
XnD28	
XnD29	
XnD30	
XnD31	
XnD32	
XnD33	

XnD37	Unavailable when USB active
XnD38	
XnD39	
XnD40	
XnD41	
XnD42	
XnD43	

Figure 19:
ULPI signals provided by the XMOS USB driver

11 Device Errata

This section describes minor operational differences from the data sheet and recommended workarounds. As device and documentation issues become known, this section will be updated the document revised.

To guarantee a logic low is seen on the pins RST_N, DEBUG_N, MODE[3:0], TRST_N, TMS, TCK and TDI, the driving circuit should present an impedance of less than 100Ω to ground. Usually this is not a problem for CMOS drivers driving single inputs. If one or more of these inputs are placed in parallel, however, additional logic buffers may be required to guarantee correct operation.

For static inputs tied high or low, the relevant input pin should be tied directly to GND or VDDIO.

12 Associated Design Documentation

Document Title	Information	Document Number
XS1-L Hardware Design Checklist	Board design checklist	X6277
Device Package User Guide	Land pattern, solder paste, ground recommendations	X4979
Estimating Power Consumption For XS1-L Devices	Power consumption	X4271
Programming XC on XMOS Devices	Timers, ports, clocks, cores and channels	X9577
XMOS Tools User Guide	Compilers, assembler and linker/mapper Timing analyzer and debugger Flash and OTP programming utilities	X1013

- ▶ Example schematic diagrams detailing minimal system configurations are available from <http://www.xmos.com/support/silicon>.

13 Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	X7879
XS1 Port I/O Timing	Port timings	X5821
XS1-L System Specification	Link, switch and system information	X2725
XS1-L Link Performance and Design Guidelines	Link timings	X2999
XS1-L Clock Frequency Control	Advanced clock control	X1433
XS1-L Active Power Conservation	Low-power mode during idle	X5512

14 Revision History

The page numbers in this section refer to this document.

Rev. X1154J-10/12

1. Renamed XCore to xCORE Tile, and Thread to Core.
2. Instruction description updated - page 2.
3. Updated PL section - page 8.

Rev. X1154I-05/12-B

1. Block diagram updated: pins listed sequentially, 4-bit ports updated - page 6.

Rev. X1154H-05/12

1. Input voltage use for 1-bit ports updated footnote on page 14.
2. Pull up/down information updated for JTAG/MODE pins on page 4.
3. Updated use of TRST_N on page 11.
4. Clarified tables of pins used by USB Interface on page 19.
5. OTP section updated and moved before SRAM on page 11.

Rev. X1154G-03/12

1. Removed “Volatile” from Memory description on page 2.
2. Updated 32-bit port connection in block diagram on page 6.

Rev. X1154F-05/11

1. Changed XMOS Link references to XLA format in Signal Description on page 4.

Rev. X1154E-01/11

1. Replaced “Port Pin Table” with “Signal Description” on page 4.
2. Updated “ULPI” on page 19 with set of disabled signals.
3. Removed “Device Configuration”.
4. Added “Associated Design Documentation” on page 21.
5. Renamed OTP_VDDIO to OTP_VCC.
6. Renamed DEBUG to DEBUG_N.
7. Renamed ‘RESERVED’ to ‘RSVD_NC’.
8. Updated Figure 12 on page 15 by adding max value for IDD.
9. Removed *Preliminary* designation for all characterization data.

Rev. X1154D-11/10

1. Updated pin table to show correct direction of links XOLC and XOLD.

Rev. X1154C-05/10

1. Added “USB ULPI Mode” on page 19.

Rev. X1154B-02/10

1. Added “JTAG” on page 11.
2. Added “Power Supply Sequencing”.
3. Updated “Power Consumption” on page 15.

Rev. X1154A-01/10

1. Added “Package Marking” on page 19.
2. Added C5, I4 and I5 parts.
3. Updated “Miscellaneous Control Signals”.
4. Added “SPI Interface” on page 10.
5. Added “Precedence” on page 8.
6. Revised format.



Copyright © 2012, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the “Information”) and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.