



Embedded Software Solutions

- Home
- Embedded Software
- Development Tools
 - J-Link ARM
 - J-Link ARM Pro
 - J-Link ARM Lite
 - J-Link Coldfire
 - J-Link OEM versions
 - J-Trace ARM
 - J-Trace for Cortex-M3**
- Production Tools
- Evaluate our software!
- Downloads
- Distributors
- Customers
- Partners
- Sales
- Forum
- About us

Development Tools J-Trace for Cortex-M3 Overview



J-Trace for Cortex-M3 JTAG emulator with trace support for Cortex-M3 cores

J-Trace for Cortex-M3 is a JTAG emulator designed for Cortex-M3 cores which includes trace (ETM) support. J-Trace for Cortex-M3 can also be used as a J-Link and it also supports ARM7/9 cores. Tracing on ARM7/9 targets is not supported.

Features

- Has all the J-Link functionality
- Supports tracing on Cortex-M3 targets

Documentation download Subscribe to J-Link software notification

19-pin JTAG/SWD and Trace connector

J-Trace provides a JTAG/SWD+Trace connector. This connector is a 19-pin connector. It connects to the target via an 1-1 cable. The following table lists the J-Link / J-Trace SWD pinout.

Pin	Signal	Type	Description
1	VTrref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	SWDIO/TMS	IO / output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
4	SWCLK/TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
6	SWD0 / TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
---	---	---	This pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector.
8	TDI	Output	JTAG data input of target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
9	NC	NC	Not connected inside J-Link. Leave open on target hardware.
10	nRESET	IO	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
11	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 142.
12	TRACELCK	Input	Input trace clock. Trace clock = 1/2 CPU clock.
13	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 142.
14	TRACEDATA[0]	Input	Input Trace data pin 0.
16	TRACEDATA[1]	Input	Input Trace data pin 1.
18	TRACEDATA[2]	Input	Input Trace data pin 2.
20	TRACEDATA[3]	Input	Input Trace data pin 3.

Head office Germany

Phone: +49-2103-2878-0
 Fax: +49-2103-2878-28
 E-mail: info@segger.com
www.segger.com


US office

Phone: +1-978-874-0299
 Fax: +1-978-874-0599
 E-mail: info@segger-us.com
www.segger-us.com



Specifications

General	
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64 Windows 7 Windows 7 x64
Electromagnetic compatibility (EMC)	EN 55022, EN 55024
Operating temperature	+5°C ... +60°C
Storage temperature	-20°C ... +65 °C
Relative humidity (non-condensing)	Max. 90% rH
Size (without cables)	123mm x 68mm x 30mm
Weight	(without cables) 120g
Mechanical	
USB interface	USB 2.0, fullspeed
Target interface	JTAG 20-pin (14-pin adapter available)
JTAG/SWD Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V _{IP})	1.2V ... 5V
Targets supply voltage	4.5V ... 5V (if powered with 5V on USB)
Targets supply current	Max. 300mA
LDW level input voltage (V _{IL})	Max. 40% of VIF
HIGH level input voltage (V _{IH})	Min. 60% of VIF
JTAG/SWD Interface, Timing	
Data input rise time (T _{RI})	Max. 20ns
Data input fall time (T _{FI})	Max. 20ns
Data output rise time (T _{RO})	Max. 10ns
Data output fall time (T _{FO})	Max. 10ns
Clock rise time (T _R)	Max. 10ns
Clock fall time (T _F)	Max. 10ns
Trace Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V _{IP})	1.2V ... 5V
Voltage interface low pulse (V _{IL})	Max. 40% of VIF
Voltage interface high pulse (V _{IH})	Min. 60% of VIF
Trace Interface, Timing	
TRACELCK low pulse width (T _{WL})	Min. 2ns
TRACELCK high pulse width (T _{WH})	Min. 2ns
Data rise time (T _R)	Min. 2ns



Clock fall time (T_{p})	Max. 3ns
Data setup time (T_{p})	Min. 3ns
Data hold time (T_{p})	Min. 2ns
